

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 10/04/2006

APPLICATION NO	. FI	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/511,328		10/15/2004	Jan Thorsoe	2923-663	6686
6449	7590	10/04/2006		EXAMINER	
	•	, ERNST & MAN	BOATENG, ALEXIS ASIEDUA		
1425 K STREET, N.W. SUITE 800				ART UNIT	PAPER NUMBER
WASHINGTON, DC 20005			2838	<u> </u>	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	10/511,328	THORSOE ET AL.				
Office Action Summary	Examiner	Art Unit				
	Alexis Boateng	2838				
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the c	orrespondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING D/ Extensions of time may be available under the provisions of 37 CFR 1.1: after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period v Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE!	I. lety filed the mailing date of this communication. O (35 U.S.C. § 133).				
Status						
2a) ☐ This action is FINAL . 2b) ☑ This 3) ☐ Since this application is in condition for allowar	Responsive to communication(s) filed on <u>15 October 2004</u> . This action is FINAL 2b) This action is non-final. Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
4) ⊠ Claim(s) 2-10 and 12-19 is/are pending in the a 4a) Of the above claim(s) is/are withdraw 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) 2-10,12-19 is/are rejected. 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction and/or	vn from consideration.					
Application Papers						
9) ☐ The specification is objected to by the Examine 10) ☑ The drawing(s) filed on 15 October 2004 is/are: Applicant may not request that any objection to the orection to t	a)⊠ accepted or b)⊡ objected drawing(s) be held in abeyance. See ion is required if the drawing(s) is obj	37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the prior application from the International Bureau * See the attached detailed Office action for a list of	s have been received. s have been received in Application ity documents have been receive I (PCT Rule 17.2(a)).	on No d in this National Stage				
AMaabaaaa4/a3						
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary (Paper No(s)/Mail Da 5) Notice of Informal Pa 6) Other:					

Art Unit: 2838

DETAILED ACTION

This office action should replace the office action sent 6/13/06 because two sets of claims were provided to the examiner. The amended set of claims were to be examined by the examiner, not the original set, which was previously examined.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 2-3, $10\sqrt[3]{-15}$, and 16 are rejected under 35 U.S.C. 102(b) as being anticipated by Saeki (U.S. 6,051,955).

Regarding claims 16, Saeki discloses wherein a charge control circuit for a battery pack comprising:

rechargeable battery elements (figure 3 items E_{1-2}), which are arranged in respective parallel branches of parallel circuit of battery voltage sources (figure 3 items E_{1-2} ; column 4 lines 52-55), the charge control circuit comprising state monitoring means for monitoring the battery state of elements (figure 3 item 2; column 5 line 65- column 6 line 13), and the charge control circuit comprising switches (figure 3 items 5-8), which can be controlled by the state monitoring means for interrupting the current flow or releasing the current flow (column 5 line 65- column 6 line 13), characterized in that each parallel branch has associated

state monitoring means and in that respective switch (figure 3 items 5 - 8) is provided in each parallel branch (figure 3 item 2; column 5 line 65 – column 6 line 13), it being possible for said respective switch to be controlled on the basis of the battery state, which is monitored by the state monitoring means, of the relevant parallel branch in order to selectively block or release only this relevant branch for current flow (column 5 line 65 – column 6 line 13).

Regarding claim 2, Saeki discloses wherein the state monitoring means of a parallel branch are set to switch the controllable switch to the interrupted state when it detects a battery state "parallel branch fully charged" (column 5 line 65 – column 6 line 13).

Regarding claim 3, Saeki discloses wherein the parallel branch are formed from identical groups of series-connected battery elements which are connected in series with respective controlled switch (figure 3 items E₁₋₂; column 4 lines 52 – 55).

Regarding claim 10, Saeki disclose wherein the state monitoring means comprise a respective microprocessor per parallel branch for the purpose of controlling the respective switch (figure 7 item 2-1-2-3; column 10 lines 6-15: item 2 is an integrated circuit, MM1309, see attached 892).

Regarding claim 17, Saeki discloses wherein the discharge control circuit for a battery pack comprising:

a rechargeable battery elements which are arranged in respective parallel branches of a parallel circuit of battery voltage sources (figure 3 items E_{1-2}), the

Art Unit: 2838

discharge control circuit comprising state monitoring means and switches (figure 3 items 2 and 5-8), which can be controlled by the state monitoring means for interrupting the current flow or releasing the current flow, each parallel branch having in series with the battery voltage source comprising one or more battery elements represented by it, a respective controllable switch having an integrated diode or one which is connected in parallel therewith, which is conductive in the discharge current flow direction, characterized in that the state monitoring means are set so as to switch the respective controllable switch from a high resistance state to a low-resistance state when a discharge current having a minimum current level flows through the diode (column 9 line 21 – column 10 line 5: controllable switches items 6 and 8 turn off when a high level signal is applied to the switches and the same switches are turned on when a low level switch is applied. This can be understood to be switching from a high resistance state to a low resistance state because, as disclosed in column 10 lines 1 – 10, high resistance elements separate the battery cells, which provide the high resistance to be switched to a low resistance).

Regarding claim 12, Saeki discloses wherein the controllable switches are transistor, in particular field-effect transistors (figure 3 items 5 – 8 disclose FETs).

Regarding claim 13, Saeki discloses wherein the state monitoring means comprise at least one microprocessor preferably at least in each case one microprocessor for each parallel branch (column 10 lines 6 – 15: an integrated

Art Unit: 2838

circuit, MM1309 is a microprocessor, see attached 892; figure 7 item 2-1 – 2-3 are connected to each parallel battery branch).

Regarding claim 14, Saeki discloses wherein a battery control circuit combined therewith, wherein the discharge control circuit comprising state monitoring means (figure 3 item 2) and switches which can be controlled by the state monitoring means for interrupting the current flow or releasing the current flow (figure 3 items 5 - 8), each parallel branch having in series with the battery voltage source comprising one or more battery elements represented by it, a respective controllable switch having an integrated diode, or one which is connected in parallel therewith, which is conductive in the discharge current flow direction (figure 3 items 5 and 6 have diodes connected in parallel), characterized in that the state monitoring means are set so as to switch the respective controllable switch from a high-resistance state to a low resistance state when a discharge current having a minimum current level flows through the diode (column 9 line 21 - column 10 line 5: controllable switches items 6 and 8 turn off when a high level signal is applied to the switches and the same switches are turned on when a low level switch is applied. This can be understood to be switching from a high resistance state to a low resistance state because, as disclosed in column 10 lines 1 – 10, high resistance elements separate the battery cells, which provide the high resistance to be switched to a low resistance).

Art Unit: 2838

Regarding claims 15 and 18, Saeki discloses wherein the charge control circuit as claimed in one of the claims 1-10 and the discharge control circuit as claimed in 11 – 13 combined therewith (column 5 line 65 – column 6 line 13: charging and discharging circuits are comprised within the same system).

Regarding claim 19, Saeki discloses wherein a battery pack having the charge control circuit integrated therein and also having integrated therein a discharge control circuit which comprises state monitoring means (column 10 lines 6 – 15: an integrated circuit, MM1309 is a microprocessor, see attached 892; figure 7 item 2-1 - 2-3 are connected to each parallel battery branch; column 5 line 65 column 6 line 13: charging and discharging circuits are comprised within the same system) and switches (figure 3 items 5 – 8 disclose FETs), which can be controlled by the state monitoring means for interrupting current flow or releasing the current flow (column 5 line 65 – column 6 line 13), each parallel branch having, in series with the battery voltage source comprising one or more battery elements represented by it, a respective controllable switch having an integrated diode (figure 3 items 5 and 6 show integrated diode with switch), or one which is connected in parallel therewith, which is conductive in the discharge current flow direction, characterized in that the state monitoring means are set so as to switch the respective controllable switch from a high resistance state to a low-resistance state when a discharge current having a minimum current level flows through the diode (column 9 line 21 - column 10 line 5: controllable switches items 6 and 8 turn off when a high level signal is applied to the switches and the same switches

Art Unit: 2838

are turned on when a low level switch is applied. This can be understood to be switching from a high resistance state to a low resistance state because, as disclosed in column 10 lines 1 – 10, high resistance elements separate the battery cells, which provide the high resistance to be switched to a low resistance).

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 4 9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Saeki (U.S. 6,051,955) in view of Rahman (U.S. 5,990,664).

Regarding claim 4, Saeki does not disclose the invention as claimed. Rahman discloses in column 4 lines 7 – 53 wherein the temperature is monitored by a temperature sensor within the microcontroller, item 30. At the time of invention, it would have been obvious to a person of ordinary skill in the art to modify the Saeki system with the Rahman system so that the battery's temperature is monitored and protected from overheating.

Regarding claims 5, and 7 – 9, Saeki does not disclose the invention as claimed. Rahman discloses in column 4 lines 7 – 53 protection switches, items SW1 and SW2 are used to control the circuitry in reference to the temperature,

Art Unit: 2838

current and time. At the time of invention, it would have been obvious to a person of ordinary skill in the art to modify the Saeki system with the Rahman system so that the battery's temperature is monitored and protected from overheating and overcharging.

Regarding claim 6, Saeki does not disclose the invention as claimed. Rahman discloses in column 4 lines 7 – 53 wherein the current is monitored by the microcontroller, item 30. At the time of invention, it would have been obvious to a person of ordinary skill in the art to modify the Saeki system with the Rahman system so that the battery does not become damaged from overcharge.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Alexis Boateng whose telephone number is (571) 272-5979. The examiner can normally be reached on 8:30 am - 6:00 pm, Monday - Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Karl Easthom can be reached on (571) 272-2084. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2838

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

AB

WARL EASTHOM
CURERVISORY PATENT EXAMINER